/*
 * @Author: 0x9DEFA478
 * @Date: 2021-10-09 20:22:38
 * @LastEditTime: 2021-10-11 16:00:19
 * @LastEditors: 0x9DEFA478
 * @Description: 
 * QQ:2652450237
 * ============================================================================================================================================
 * 
 * 
 * 
 *                                                                                               ************      ****************************
 *                                                                                             ************      ****************************  
 *                                                                                           ************      ****************************    
 *                                                                                         ************      ****************************      
 *                                                                                       ************      ************                        
 *                                                                                     ************      ************                          
 *                                                                                   ************      ************                            
 *                                                                                 ************      ************                              
 *                                                                               ************      ************                                
 *                                                                             ************      ************                                  
 *                                                                           ************      ************                                    
 *                                                                         ************      ************                                      
 *                                                                       ************      ************                                        
 *                                                                     ************      ************                                          
 *                                                                   ************      ************                                            
 *                                                                 ************      ************                                              
 *                                                               ************      ************                                                
 *                                                             ************      ************                                                  
 *                                                           ************      ************                                                    
 *                                                         ************      ************                                                      
 *                                                       ************      ************                                                        
 *                                                     ************      ************                                                          
 *                                                   ************      ************                                                            
 *                                                 ************      ************                                                              
 *                                               ************      ************                                                                
 *                                             ************      ************                                                                  
 *                                           ************      ************                                                                    
 *                                         ************      ************                                                                      
 *                                       ************      ************                                                                        
 *                                     ************      ************                                                                          
 *                                   ************      ************                                                                            
 *                                 ************      ************                                                                              
 *                               ************      ************                                                                                
 *                             ************      ************                                                                                  
 *                           ************      ************                                                                                    
 *                         ************      ************                                                                                      
 *       ****************************      ************                                                                                        
 *     ****************************      ************                                                                                          
 *   ****************************      ************                                                                                            
 * ****************************      ************                                                                                              
 * 
 * 
 * 
 * ============================================================================================================================================
 * 
 */
#ifndef __MFRC522_Register_H_
#define __MFRC522_Register_H_

#define vMFRC522_CommandReg                                        0x01U
#define vMFRC522_ComIEnReg                                         0x02U
#define vMFRC522_DivIEnReg                                         0x03U
#define vMFRC522_ComIrqReg                                         0x04U
#define vMFRC522_DivIrqReg                                         0x05U
#define vMFRC522_ErrorReg                                          0x06U
#define vMFRC522_Status1Reg                                        0x07U
#define vMFRC522_Status2Reg                                        0x08U
#define vMFRC522_FIFODataReg                                       0x09U
#define vMFRC522_FIFOLevelReg                                      0x0AU
#define vMFRC522_WaterLevelReg                                     0x0BU
#define vMFRC522_ControlReg                                        0x0CU
#define vMFRC522_BitFramingReg                                     0x0DU
#define vMFRC522_CollReg                                           0x0EU

#define vMFRC522_ModeReg                                           0x11U
#define vMFRC522_TxModeReg                                         0x12U
#define vMFRC522_RxModeReg                                         0x13U
#define vMFRC522_TxControlReg                                      0x14U
#define vMFRC522_TxASKReg                                          0x15U
#define vMFRC522_TxSelReg                                          0x16U
#define vMFRC522_RxSelReg                                          0x17U
#define vMFRC522_RxThresholdReg                                    0x18U
#define vMFRC522_DemodReg                                          0x19U
#define vMFRC522_MfTxReg                                           0x1CU
#define vMFRC522_MfRxReg                                           0x1DU
#define vMFRC522_SerialSpeedReg                                    0x1FU

#define vMFRC522_CRCResultReg_MSB                                  0x21U
#define vMFRC522_CRCResultReg_LSB                                  0x22U
#define vMFRC522_ModWidthReg                                       0x24U
#define vMFRC522_RFCfgReg                                          0x26U
#define vMFRC522_GsNReg                                            0x27U
#define vMFRC522_CWGsPReg                                          0x28U
#define vMFRC522_ModGsPReg                                         0x29U
#define vMFRC522_TModeReg                                          0x2AU
#define vMFRC522_TPrescalerReg                                     0x2BU
#define vMFRC522_TReloadReg_Hi                                     0x2CU
#define vMFRC522_TReloadReg_Lo                                     0x2DU
#define vMFRC522_TCounterValReg_Hi                                 0x2EU
#define vMFRC522_TCounterValReg_Lo                                 0x2FU

#define vMFRC522_TestSel1Reg                                       0x31U
#define vMFRC522_TestSel2Reg                                       0x32U
#define vMFRC522_TestPinEnReg                                      0x33U
#define vMFRC522_TestPinValueReg                                   0x34U
#define vMFRC522_TestBusReg                                        0x35U
#define vMFRC522_AutoTestReg                                       0x36U
#define vMFRC522_VersionReg                                        0x37U
#define vMFRC522_AnalogTestReg                                     0x38U
#define vMFRC522_TestDAC1Reg                                       0x39U
#define vMFRC522_TestDAC2Reg                                       0x3AU
#define vMFRC522_TestADCReg                                        0x3BU



#define vMFRC522_CommandReg_RcvOff_Pos                             5
#define vMFRC522_CommandReg_RcvOff                                 (0x1U<<vMFRC522_CommandReg_RcvOff_Pos)
#define vMFRC522_CommandReg_PowerDown_Pos                          4
#define vMFRC522_CommandReg_PowerDown                              (0x1U<<vMFRC522_CommandReg_PowerDown_Pos)
#define vMFRC522_CommandReg_Command_Pos                            0
#define vMFRC522_CommandReg_Command                                (0x0FU<<vMFRC522_CommandReg_Command_Pos)

#define vMFRC522_Command_Idle                                      0x00U               //无操作,取消当前命令
#define vMFRC522_Command_Mem                                       0x01U               //存储25字节数据到内部缓存
#define vMFRC522_Command_GenerateRandomID                          0x02U               //生成10字节随机ID号
#define vMFRC522_Command_CalcCRC                                   0x03U               //激活CRC计算协处理器或启动测试
#define vMFRC522_Command_Transmit                                  0x04U               //发送数据
#define vMFRC522_Command_NoCmdChange                               0x07U               //不更改命令 用于修改目录寄存器又不想中断命令时使用
#define vMFRC522_Command_Receive                                   0x08U               //激活接收
#define vMFRC522_Command_Transceive                                0x0CU               //激活发送并在发送结束后激活接收
#define vMFRC522_Command_MFAuthent                                 0x0EU               //验证密钥
#define vMFRC522_Command_SoftReset                                 0x0FU               //软件复位

#define vMFRC522_ComIEnReg_IRqInv_Pos                              7
#define vMFRC522_ComIEnReg_IRqInv                                  (0x1U<<vMFRC522_ComIEnReg_IRqInv_Pos)
#define vMFRC522_ComIEnReg_TxIEn_Pos                               6
#define vMFRC522_ComIEnReg_TxIEn                                   (0x1U<<vMFRC522_ComIEnReg_TxIEn_Pos)
#define vMFRC522_ComIEnReg_RxIEn_Pos                               5
#define vMFRC522_ComIEnReg_RxIEn                                   (0x1U<<vMFRC522_ComIEnReg_RxIEn_Pos)
#define vMFRC522_ComIEnReg_IdleIEn_Pos                             4
#define vMFRC522_ComIEnReg_IdleIEn                                 (0x1U<<vMFRC522_ComIEnReg_IdleIEn_Pos)
#define vMFRC522_ComIEnReg_HiAlertIEn_Pos                          3
#define vMFRC522_ComIEnReg_HiAlertIEn                              (0x1U<<vMFRC522_ComIEnReg_HiAlertIEn_Pos)
#define vMFRC522_ComIEnReg_LoAlertIEn_Pos                          2
#define vMFRC522_ComIEnReg_LoAlertIEn                              (0x1U<<vMFRC522_ComIEnReg_LoAlertIEn_Pos)
#define vMFRC522_ComIEnReg_ErrIEn_Pos                              1
#define vMFRC522_ComIEnReg_ErrIEn                                  (0x1U<<vMFRC522_ComIEnReg_ErrIEn_Pos)
#define vMFRC522_ComIEnReg_TimerIEn_Pos                            0
#define vMFRC522_ComIEnReg_TimerIEn                                (0x1U<<vMFRC522_ComIEnReg_TimerIEn_Pos)

#define vMFRC522_DivIEnReg_IRQPushPull_Pos                         7
#define vMFRC522_DivIEnReg_IRQPushPull                             (0x1U<<vMFRC522_DivIEnReg_IRQPushPull_Pos)
#define vMFRC522_DivIEnReg_MfinActIEn_Pos                          4
#define vMFRC522_DivIEnReg_MfinActIEn                              (0x1U<<vMFRC522_DivIEnReg_MfinActIEn_Pos)
#define vMFRC522_DivIEnReg_CRCIEn_Pos                              2
#define vMFRC522_DivIEnReg_CRCIEn                                  (0x1U<<vMFRC522_DivIEnReg_CRCIEn_Pos)

#define vMFRC522_ComIrqReg_Set1_Pos                                7
#define vMFRC522_ComIrqReg_Set1                                    (0x1U<<vMFRC522_ComIrqReg_Set1_Pos)
#define vMFRC522_ComIrqReg_TxIRq_Pos                               6
#define vMFRC522_ComIrqReg_TxIRq                                   (0x1U<<vMFRC522_ComIrqReg_TxIRq_Pos)
#define vMFRC522_ComIrqReg_RxIRq_Pos                               5
#define vMFRC522_ComIrqReg_RxIRq                                   (0x1U<<vMFRC522_ComIrqReg_RxIRq_Pos)
#define vMFRC522_ComIrqReg_IdleIRq_Pos                             4
#define vMFRC522_ComIrqReg_IdleIRq                                 (0x1U<<vMFRC522_ComIrqReg_IdleIRq_Pos)
#define vMFRC522_ComIrqReg_HiAlertIRq_Pos                          3
#define vMFRC522_ComIrqReg_HiAlertIRq                              (0x1U<<vMFRC522_ComIrqReg_HiAlertIRq_Pos)
#define vMFRC522_ComIrqReg_LoAlertIRq_Pos                          2
#define vMFRC522_ComIrqReg_LoAlertIRq                              (0x1U<<vMFRC522_ComIrqReg_LoAlertIRq_Pos)
#define vMFRC522_ComIrqReg_ErrIRq_Pos                              1
#define vMFRC522_ComIrqReg_ErrIRq                                  (0x1U<<vMFRC522_ComIrqReg_ErrIRq_Pos)
#define vMFRC522_ComIrqReg_TimerIRq_Pos                            0
#define vMFRC522_ComIrqReg_TimerIRq                                (0x1U<<vMFRC522_ComIrqReg_TimerIRq_Pos)

#define vMFRC522_DivIrqReg_Set2_Pos                                7
#define vMFRC522_DivIrqReg_Set2                                    (0x1U<<vMFRC522_DivIrqReg_Set2_Pos)
#define vMFRC522_DivIrqReg_MfinActIRq_Pos                          4
#define vMFRC522_DivIrqReg_MfinActIRq                              (0x1U<<vMFRC522_DivIrqReg_MfinActIRq_Pos)
#define vMFRC522_DivIrqReg_CRCIRq_Pos                              2
#define vMFRC522_DivIrqReg_CRCIRq                                  (0x1U<<vMFRC522_DivIrqReg_CRCIRq_Pos)

#define vMFRC522_ErrorReg_WrErr_Pos                                7
#define vMFRC522_ErrorReg_WrErr                                    (0x1U<<vMFRC522_ErrorReg_WrErr_Pos)
#define vMFRC522_ErrorReg_TempErr_Pos                              6
#define vMFRC522_ErrorReg_TempErr                                  (0x1U<<vMFRC522_ErrorReg_TempErr_Pos)
#define vMFRC522_ErrorReg_BufferOvfl_Pos                           4
#define vMFRC522_ErrorReg_BufferOvfl                               (0x1U<<vMFRC522_ErrorReg_BufferOvfl_Pos)
#define vMFRC522_ErrorReg_CollErr_Pos                              3
#define vMFRC522_ErrorReg_CollErr                                  (0x1U<<vMFRC522_ErrorReg_CollErr_Pos)
#define vMFRC522_ErrorReg_CRCErr_Pos                               2
#define vMFRC522_ErrorReg_CRCErr                                   (0x1U<<vMFRC522_ErrorReg_CRCErr_Pos)
#define vMFRC522_ErrorReg_ParityErr_Pos                            1
#define vMFRC522_ErrorReg_ParityErr                                (0x1U<<vMFRC522_ErrorReg_ParityErr_Pos)
#define vMFRC522_ErrorReg_ProtocolErr_Pos                          0
#define vMFRC522_ErrorReg_ProtocolErr                              (0x1U<<vMFRC522_ErrorReg_ProtocolErr_Pos)

#define vMFRC522_Status1Reg_CRCOk_Pos                              6
#define vMFRC522_Status1Reg_CRCOk                                  (0x1U<<vMFRC522_Status1Reg_CRCOk_Pos)
#define vMFRC522_Status1Reg_CRCReady_Pos                           5
#define vMFRC522_Status1Reg_CRCReady                               (0x1U<<vMFRC522_Status1Reg_CRCReady_Pos)
#define vMFRC522_Status1Reg_IRq_Pos                                4
#define vMFRC522_Status1Reg_IRq                                    (0x1U<<vMFRC522_Status1Reg_IRq_Pos)
#define vMFRC522_Status1Reg_TRunning_Pos                           3
#define vMFRC522_Status1Reg_TRunning                               (0x1U<<vMFRC522_Status1Reg_TRunning_Pos)
#define vMFRC522_Status1Reg_HiAlert_Pos                            1
#define vMFRC522_Status1Reg_HiAlert                                (0x1U<<vMFRC522_Status1Reg_HiAlert_Pos)
#define vMFRC522_Status1Reg_LoAlert_Pos                            0
#define vMFRC522_Status1Reg_LoAlert                                (0x1U<<vMFRC522_Status1Reg_LoAlert_Pos)

#define vMFRC522_Status2Reg_TempSensClear_Pos                      7
#define vMFRC522_Status2Reg_TempSensClear                          (0x1U<<vMFRC522_Status2Reg_TempSensClear_Pos)
#define vMFRC522_Status2Reg_I2CForceHS_Pos                         6
#define vMFRC522_Status2Reg_I2CForceHS                             (0x1U<<vMFRC522_Status2Reg_I2CForceHS_Pos)
#define vMFRC522_Status2Reg_MFCrypto1On_Pos                        3
#define vMFRC522_Status2Reg_MFCrypto1On                            (0x1U<<vMFRC522_Status2Reg_MFCrypto1On_Pos)
#define vMFRC522_Status2Reg_ModemState_Pos                         6
#define vMFRC522_Status2Reg_ModemState_Msk                         (0x7U<<vMFRC522_Status2Reg_ModemState_Pos)

#define vMFRC522_FIFOLevelReg_FlushBuffer_Pos                      7
#define vMFRC522_FIFOLevelReg_FlushBuffer                          (0x1U<<vMFRC522_FIFOLevelReg_FlushBuffer_Pos)
#define vMFRC522_FIFOLevelReg_FIFOLevel_Pos                        0
#define vMFRC522_FIFOLevelReg_FIFOLevel_Msk                        (0x7FU<<vMFRC522_FIFOLevelReg_FIFOLevel_Pos)

#define vMFRC522_ControlReg_TStopNow_Pos                           7
#define vMFRC522_ControlReg_TStopNow                               (0x1U<<vMFRC522_ControlReg_TStopNow_Pos)
#define vMFRC522_ControlReg_TStartNow_Pos                          6
#define vMFRC522_ControlReg_TStartNow                              (0x1U<<vMFRC522_ControlReg_TStartNow_Pos)
#define vMFRC522_ControlReg_RxLastBits_Pos                         0
#define vMFRC522_ControlReg_RxLastBits_Msk                         (0x7U<<vMFRC522_ControlReg_RxLastBits_Pos)

#define vMFRC522_BitFramingReg_StartSend_Pos                       7
#define vMFRC522_BitFramingReg_StartSend                           (0x1U<<vMFRC522_BitFramingReg_StartSend_Pos)
#define vMFRC522_BitFramingReg_RxAlign_Pos                         4
#define vMFRC522_BitFramingReg_RxAlign_Msk                         (0x7U<<vMFRC522_BitFramingReg_RxAlign_Pos)
#define vMFRC522_BitFramingReg_TxLastBits_Pos                      0
#define vMFRC522_BitFramingReg_TxLastBits_Msk                      (0x7U<<vMFRC522_BitFramingReg_TxLastBits_Pos)

#define vMFRC522_CollReg_ValuesAfterColl_Pos                       7
#define vMFRC522_CollReg_ValuesAfterColl                           (0x1U<<vMFRC522_CollReg_ValuesAfterColl_Pos)
#define vMFRC522_CollReg_CollPosNotValid_Pos                       5
#define vMFRC522_CollReg_CollPosNotValid                           (0x1U<<vMFRC522_CollReg_CollPosNotValid_Pos)
#define vMFRC522_CollReg_CollPos_Pos                               0
#define vMFRC522_CollReg_CollPos_Msk                               (0x1FU<<vMFRC522_CollReg_CollPos_Pos)


#define vMFRC522_ModeReg_MSBFirst_Pos                              7
#define vMFRC522_ModeReg_MSBFirst                                  (0x1U<<vMFRC522_ModeReg_MSBFirst_Pos)
#define vMFRC522_ModeReg_TxWaitRF_Pos                              5
#define vMFRC522_ModeReg_TxWaitRF                                  (0x1U<<vMFRC522_ModeReg_TxWaitRF_Pos)
#define vMFRC522_ModeReg_PolMFin_Pos                               3
#define vMFRC522_ModeReg_PolMFin                                   (0x1U<<vMFRC522_ModeReg_PolMFin_Pos)
#define vMFRC522_ModeReg_CRCPreset_Pos                             0
#define vMFRC522_ModeReg_CRCPreset_Msk                             (0x3U<<vMFRC522_ModeReg_CRCPreset_Pos)

#define vMFRC522_TxModeReg_TxCRCEn_Pos                             7
#define vMFRC522_TxModeReg_TxCRCEn                                 (0x1U<<vMFRC522_TxModeReg_TxCRCEn_Pos)
#define vMFRC522_TxModeReg_TxSpeed_Pos                             4
#define vMFRC522_TxModeReg_TxSpeed_Msk                             (0x7U<<vMFRC522_TxModeReg_TxSpeed_Pos)
#define vMFRC522_TxModeReg_InvMod_Pos                              3
#define vMFRC522_TxModeReg_InvMod                                  (0x1U<<vMFRC522_TxModeReg_InvMod_Pos)

#define vMFRC522_RxModeReg_RxCRCEn_Pos                             7
#define vMFRC522_RxModeReg_RxCRCEn                                 (0x1U<<vMFRC522_RxModeReg_RxCRCEn_Pos)
#define vMFRC522_RxModeReg_RxSpeed_Pos                             4
#define vMFRC522_RxModeReg_RxSpeed_Msk                             (0x7U<<vMFRC522_RxModeReg_RxSpeed_Pos)
#define vMFRC522_RxModeReg_RxNoErr_Pos                             3
#define vMFRC522_RxModeReg_RxNoErr                                 (0x1U<<vMFRC522_RxModeReg_RxNoErr_Pos)
#define vMFRC522_RxModeReg_RxMultiple_Pos                          2
#define vMFRC522_RxModeReg_RxMultiple                              (0x1U<<vMFRC522_RxModeReg_RxMultiple_Pos)

#define vMFRC522_TxControlReg_InvTx2RFOn_Pos                       7
#define vMFRC522_TxControlReg_InvTx2RFOn                           (0x1U<<vMFRC522_TxControlReg_InvTx2RFOn_Pos)
#define vMFRC522_TxControlReg_InvTx1RFOn_Pos                       6
#define vMFRC522_TxControlReg_InvTx1RFOn                           (0x1U<<vMFRC522_TxControlReg_InvTx1RFOn_Pos)
#define vMFRC522_TxControlReg_InvTx2RFOff_Pos                      4
#define vMFRC522_TxControlReg_InvTx2RFOff                          (0x1U<<vMFRC522_TxControlReg_InvTx2RFOff_Pos)
#define vMFRC522_TxControlReg_Tx2CW_Pos                            3
#define vMFRC522_TxControlReg_Tx2CW                                (0x1U<<vMFRC522_TxControlReg_Tx2CW_Pos)
#define vMFRC522_TxControlReg_Tx2RFEn_Pos                          1
#define vMFRC522_TxControlReg_Tx2RFEn                              (0x1U<<vMFRC522_TxControlReg_Tx2RFEn_Pos)
#define vMFRC522_TxControlReg_Tx1RFEn_Pos                          0
#define vMFRC522_TxControlReg_Tx1RFEn                              (0x1U<<vMFRC522_TxControlReg_Tx1RFEn_Pos)

#define vMFRC522_TxASKReg_Force100ASK_Pos                          6
#define vMFRC522_TxASKReg_Force100ASK                              (0x1U<<vMFRC522_TxASKReg_Force100ASK_Pos)

#define vMFRC522_TxSelReg_DriverSel_Pos                            4
#define vMFRC522_TxSelReg_DriverSel_Msk                            (0x3U<<vMFRC522_TxSelReg_DriverSel_Pos)
#define vMFRC522_TxSelReg_MFOutSel_Pos                             0
#define vMFRC522_TxSelReg_MFOutSel_Msk                             (0xFU<<vMFRC522_TxSelReg_MFOutSel_Pos)

#define vMFRC522_RxSelReg_UARTSel_Pos                              6
#define vMFRC522_RxSelReg_UARTSel                                  (0x1U<<vMFRC522_RxSelReg_UARTSel_Pos)
#define vMFRC522_RxSelReg_RxWait_Pos                               0
#define vMFRC522_RxSelReg_RxWait_Msk                               (0x3FU<<vMFRC522_RxSelReg_RxWait_Pos)

#define vMFRC522_RxThresholdReg_MinLevel_Pos                       4
#define vMFRC522_RxThresholdReg_MinLevel_Msk                       (0xFU<<vMFRC522_RxThresholdReg_MinLevel_Pos)
#define vMFRC522_RxThresholdReg_CollLevel_Pos                      0
#define vMFRC522_RxThresholdReg_CollLevel_Msk                      (0x7U<<vMFRC522_RxThresholdReg_CollLevel_Pos)

#define vMFRC522_DemodReg_AddIQ_Pos                                6
#define vMFRC522_DemodReg_AddIQ_Msk                                (0x3U<<vMFRC522_DemodReg_AddIQ_Pos)
#define vMFRC522_DemodReg_FixIQ_Pos                                5
#define vMFRC522_DemodReg_FixIQ                                    (0x1U<<vMFRC522_DemodReg_FixIQ_Pos)
#define vMFRC522_DemodReg_TPrescalEven_Pos                         4
#define vMFRC522_DemodReg_TPrescalEven                             (0x1U<<vMFRC522_DemodReg_TPrescalEven_Pos)
#define vMFRC522_DemodReg_TauRcv_Pos                               2
#define vMFRC522_DemodReg_TauRcv_Msk                               (0x3U<<vMFRC522_DemodReg_TauRcv_Pos)
#define vMFRC522_DemodReg_TauSync_Pos                              0
#define vMFRC522_DemodReg_TauSync_Msk                              (0x3U<<vMFRC522_DemodReg_TauSync_Pos)

#define vMFRC522_MfTxReg_TxWait_Pos                                0
#define vMFRC522_MfTxReg_TxWait_Msk                                (0x3U<<vMFRC522_MfTxReg_TxWait_Pos)

#define vMFRC522_MfRxReg_ParityDisable_Pos                         4
#define vMFRC522_MfRxReg_ParityDisable                             (0x1U<<vMFRC522_MfRxReg_ParityDisable_Pos)

#define vMFRC522_SerialSpeedReg_BR_T0_Pos                          5
#define vMFRC522_SerialSpeedReg_BR_T0_Msk                          (0x7U<<vMFRC522_SerialSpeedReg_BR_T0_Pos)
#define vMFRC522_SerialSpeedReg_BR_T1_Pos                          0
#define vMFRC522_SerialSpeedReg_BR_T1_Msk                          (0x1FU<<vMFRC522_SerialSpeedReg_BR_T1_Pos)


#define vMFRC522_RFCfgReg_RxGain_Pos                               4
#define vMFRC522_RFCfgReg_RxGain_Msk                               (0x7U<<vMFRC522_RFCfgReg_RxGain_Pos)

#define vMFRC522_GsNReg_CWGsN_Pos                                  4
#define vMFRC522_GsNReg_CWGsN_Msk                                  (0xFU<<vMFRC522_GsNReg_CWGsN_Pos)
#define vMFRC522_GsNReg_ModGsN_Pos                                 0
#define vMFRC522_GsNReg_ModGsN_Msk                                 (0xFU<<vMFRC522_GsNReg_ModGsN_Pos)

#define vMFRC522_CWGsPReg_CWGsP_Pos                                0
#define vMFRC522_CWGsPReg_CWGsP_Msk                                (0x3FU<<vMFRC522_CWGsPReg_CWGsP_Pos)

#define vMFRC522_ModGsPReg_ModGsP_Pos                              0
#define vMFRC522_ModGsPReg_ModGsP_Msk                              (0x3FU<<vMFRC522_ModGsPReg_ModGsP_Pos)

#define vMFRC522_TModeReg_TAuto_Pos                                7
#define vMFRC522_TModeReg_TAuto                                    (0x1U<<vMFRC522_TModeReg_TAuto_Pos)
#define vMFRC522_TModeReg_TGated_Pos                               5
#define vMFRC522_TModeReg_TGated_Msk                               (0x3U<<vMFRC522_TModeReg_TGated_Pos)
#define vMFRC522_TModeReg_TAutoRestart_Pos                         4
#define vMFRC522_TModeReg_TAutoRestart                             (0x1U<<vMFRC522_TModeReg_TAutoRestart_Pos)
#define vMFRC522_TModeReg_TPrescaler_Hi_Pos                        0
#define vMFRC522_TModeReg_TPrescaler_Hi_Msk                        (0xFU<<vMFRC522_TModeReg_TPrescaler_Hi_Pos)



#endif //__MFRC522_Register_H_
